Abstract: This paper proposes a wideband linearity improvement technique for the CS-CG cascode structure in the Low-Noise Amplifier (LNA), in which the linearity of both CS and CG stages are improved simultaneously. At relatively low frequencies, the noise and nonlinearity contributions mainly come from the CS stage and a post-distortion method is adopted to eliminate the third-order harmonic. As the frequency increases, the nonlinearity and noise contribution of the CG stage becomes more severe due to its parasitic capacitances. A transformer feedback structure is proposed to increase the gain and reduce the noise, thereby improving the linearity of the CG stage. The linearization technique is applied to an ultra-wideband (UWB) cascode LNA to evaluate effectiveness. The designed LNA achieves a S11 of less than −10 dB in a wide frequency range of 2.1-7.6 GHz and a gain of more than 10 dB with a peak of 11.7 dB. Over this range, a minimum NF of 3.4 dB and a relatively high IIP3 of greater than 10 dBm with a 15.7 dBm peak are achieved. The results indicate that the proposed technique effectively improves the linearity of the cascode LNA in a wide range of frequencies. At the same time, NF and gain performance are also improved.
Introduction
Wideband LNA is attracting more interest because of the growing body of research into reconfigurable multi-standard front-ends. A wideband LNA should achieve not only wideband input matching, high gain, and low noise figure (NF) to support wideband applications, but also high linearity to suppress the influence of in-band interferences. As a result, a linearity improvement technique for wideband LNAs is highly desired.
Cascode structure has been widely used because of its high gain, low noise performance, and high reverse isolation. To improve linearity of the cascode structure, optimum biasing voltage technology was proposed in [1] , in which the third-order derivative is adjusted to zero by regulating the bias voltage Vgs. However, this technique is very sensitive to the process variation test (PVT) and the linearity range is limited. The derivative superposition (DS) method was proposed in [2] , in which the authors combine two parallel transistors of different widths and bias voltages to achieve an extended linear range. However, the IIP3 performance did not improve because of the feedback of the second order derivatives to the input by the gate-to-source capacitance, Cgs. The modified DS method inserts an extra inductor to regulate the second-order and third-order nonlinearity to reduce the influence coming from the second derivatives [3, 4] . However, the common problem with the DS method is its sensitivity to PVT variations because the added transistor must work in the weak inversion region. The post-distortion method in [5] also utilizes an auxiliary transistor's nonlinearity to cancel that of the main device, but the transistors all operate in the saturation mode. Therefore, it is more robust to the PVT variation and avoids the input matching influence coming from the auxiliary transistor. However, the two cascode paths will introduce linearity and bandwidth degradation at higher frequencies.
Previous reported linear methods consider the CG stage as an ideal current buffer and target only improving the CS linearity. However, at high frequencies, both the nonlinearity and noise contributions coming from the CG stage increase because of the parasitic capacitance and cannot be ignored. In [6] , we proposed a linear technique to improve the linearity of the CS and CG stages respectively, but a frequency range improvement is still required for wideband applications. In this paper, a linearization technique is proposed to improve the linearity performance of the wideband cascode LNAs. A relatively high linearity is achieved in a wide frequency range, and the noise and gain performance is also improved at high frequencies.
2 Circuit design and analysis 2.1 Noise and non-linearity analysis of the CG stage Fig. 1 shows a typical cascode topology and its small signal model for noise analysis. C X represents all the parasitic capacitances at node X. It is estimated as
where C db1 is the drain-to-body capacitance of M 1 , C gs2 is the gate-to-source capacitance, and C sb2 is the source-to-body capacitance of M 2 .
At lower frequencies, the noise contribution of the CG stage can be neglected and the NF of LNA is mainly determined by the CS stage, which can be expressed as [7] 
where F g1 and F d1 are the noise factors coming from the gate resistance and the channel current of M1, respectively. According to the small signal model in Fig. 1(b) , the noise contribution of the M 1 becomes [8, 9] (a) (b) 
R s is the source resistance, which is 50 Ω. 1 , and g d01 are the bias-dependent noise coefficient and the zero-bias drain conductance of the device, respectively. ! 0 is the operating frequency and ! T is the characteristic frequency of the transistor. As the frequency increases, the gain of the CS stage will decrease because of the parasitic capacitance C X . The noise contribution from the CG stage will increase and cannot be ignored. The drain noise current of the CG stage i d2 can be expressed as [8] 
Áf is the noise bandwidth, k is boltzmann constant, and T is absolute temperature [8] . g d02 and Ç 2 are the zero-bias drain conductance and bias-dependent factor of M2. Calculating the noise factor using (4), the noise factor of CG stage will be
The overall noise factor of the cascode LNA will be
It can be seen in (6) that a large C X leads to an increase in noise factor, especially at higher frequencies.
The linearity of the CG stage is analyzed based on Fig. 2 , which is similar to the analysis that we proposed in [6] . The drain current of the CG stage M2 can be expressed as
where g ðnÞ m2 is the n th -order transconductance of M2, and V gs2 is the gate-source
voltage. This can be expressed as 
where n is the the n th order coefficient term with magnitude and phase in Volterra expansion, and j! is the Laplace variable. The "" indicates to "multiply the amplitude of each frequency component in i 1 by the corresponding term n ". From Fig. 2 , we can generate the current relationship by applying the Kirchhoff current law at node X as
Z T ðj!Þ is the impedance at frequency ½ looking back from node X, which equals Z in parallel ("==") with j!C gs2 .
Y T ðj!Þ is the admittance at frequency ½, and Z in is the impedance of the CS stage, which is
Assuming the operating frequency is ½ and applying the two tones input to (7)- (11), the IIP3 of the CG stage will be:
where
From (12) and (13) , the CG IIP3 is limited by the harmonic factor, K(½), which is related to the operating frequency ½. Therefore, the nonlinearity of the CG stage influences the overall linearity of the cascode LNA.
2.2 Proposed linearization method and structure of the wideband LNA As analyzed in our previous design [6] , the cascode structure can be taken as a twostage CS-CG amplifier. Therefore the linearity of the two stages can be optimized independently to obtain two IIP3 peaks at lower and higher frequency corners, respectively. The two IIP3 peaks are merged together and a relatively wide high linearity frequency range can be achieved. Fig. 3 shows the proposed single-ended cascode structure of the proposed LNA, in which the linearity of CS and CG stage are both improved.
(a) CS Stage and theory of the post distortion method There are two commonly used methods to realize the wideband input matching for the CS structure: the resistive feedback and the BPF input matching network. Resistive feedback consumes a small chip area, but introduces more nonlinearity, which is difficult to eliminate. The BPF network requires a larger chip area, but its nonlinearity influence is limited and therefore is chosen for the input matching in this design. The post-distortion method is adopted to improve linearity, as shown in Fig. 3 . M 1 is the main transistor and the diode connected transistor Ma is adopted to act as a third-order harmonics sinker. The drain current of M 2 can be expressed as
where i 1 and i a are the drain current of M 1 and M a , respectively, which can then be expressed as 
where g n;m1 and g n;ma are the n th order transconductance of M1 and Ma. 
where c n is the frequency dependent coefficient and can be extracted by simulation; g 1;ma , g 2;ma and g 3;ma are the additional degrees of freedom for linearity optimization. It is clear that the third-order term in (18) should be zero in order to obtain a good IIP3. However, as the frequency changes, the value of the frequency dependent coefficients c 1 , c 2 , and c 3 also change. Therefore the third term of (18) cannot be zero in a wide frequency range (2-7 GHz). To minimize the third-order term in (18), its zero point is adjusted to the center of the targeted frequency range, which is around 4 GHz. M 1 and Ma use identical finger sizes to improve matching and therefore realize the harmonic cancellation. However, as described in previous analysis, the noise and nonlinearity influence of the CG stage cannot be ignored at high frequencies because of the parasitic capacitance C X . In the proposed structure, even though the added transistor Ma improves IIP3 performance, it also introduces more parasitic capacitance at node X; as a result, nonlinearity and noise effects of the CG stage become more serious at high frequencies. In addition, it can be seen from the first term of (18) that the gain of M1 decreases by a factor of c 1 g 1;ma , and therefore, the overall gain will be reduced due to the addition of transistor Ma.
(b) CG stage and Cx elimination
As shown in the analysis, the parasitic capacitance, C X , influences the noise and linearity performance of the CG stage. In order to eliminate the effects of this parasitic capacitance, a transformer feedback technique is adopted in the CG stage, as shown in Fig. 3 . Two additional inductors, Ls and Lg, are placed between M 1 and M 2 , and at the gate of M 2 , respectively, to form a transformer. Fig. 4 is the equivalent circuit of the cascode LNA without the output buffer, and the transformer model in [10] is adopted, where L In
is the mutual inductance of the transformer and k is the coupling coefficient. The feedback factor of the transformer, A, can be expressed as
and the effective transconductance of M2 will be
From (19) and (20), as long as ð According to (5) , the noise factor of the CG is mainly caused by Cx. In the proposed design, Lg and Ls can eliminate the parasitic capacitance at node X and therefore the noise factor coming from the CG stage can be ignored.
With the linearity of the CG stage, the IIP3 is limited by the second and third order harmonics of M2, g 0 m2 and g 00 m2 with Y T ðjÁ!Þ and Y T ð2j!Þ. The added inductors Lg and Ls will resonate with the parasitic capacitance at frequency ½ and the admittance Y T ð!Þ will be minimized. Meanwhile, the admittance at Á! and 2!, Y T ðjÁ!Þ and Y T ð2j!Þ will reach maximum. By observing (13) , it can be seen that K(½) will be minimized by maximizing Y T ðjÁ!Þ and Y T ð2j!Þ, and the IIP3 will also be reduced.
Analysis shows that the added transformers can increase the linearity of the CG stage by eliminating the parasitic capacitance Cx, and at the same time, NF and gain of the CG stage can also be optimized.
Measurement results
The proposed low-noise amplifier was implemented in IBM 0.13 µm CMOS technology. Fig. 5 shows the die micrograph. The overall chip area is 0:8 mm Ã 1 mm and the core circuit is 0:8 mm Ã 0:67 mm. The large chip area exists mainly because of the inductors adopted in this design. All the ground signals are connected with a thick top metal piece to reduce connection resistance. The effect coming from the source follower in the LNA+Buffer measurements is removed using the measured results of the fabricated stand-alone source follower. Fig. 6 shows the S11 < À10 dB in the frequency of 2.1-7.6 GHz with a bandwidth of around 5.5 GHz. In this frequency range, an 11.7 dB maximum gain is obtained as shown in Fig. 7 . The testing results agree well with the simulation results. As shown in Fig. 8 , the LNA has a minimum NF of 3.4 dB and a maximum of 4.5 dB over the 2.1-7.6 GHz bandwidth.
The IIP3 of the cascode LNA was measured over frequencies with a 50 MHz spacing. It can be seen from Fig. 9 that the IIP3 in the frequency range is higher Table I and compared with other wideband LNAs. Clearly, this design achieves the highest linearity in a relatively wide bandwidth. 
Conclusions
In this paper, a linearization technique for the wideband cascode LNA is proposed in which both linearity of the CS and CG stage are simultaneously optimized. Since the main noise and nonlinearity contributions mainly come from the CS stage and the linearity of the CS stage is improved by adopting the post-distortion technique. As the frequency increases, the noise and nonlinearity contribution of the CG stage are more serious due to the parasitic capacitance. A transformer is inserted in the CG stage to improve the linearity and noise performance. In the meantime, the gain of the CG stage is also improved at a high frequency range. A wideband cascode LNA was designed, fabricated, and tested to evaluate the effectiveness of the proposed technique. The LNA achieves a S11 of less than −10 dB in a wide frequency range of 2.1-7.6 GHz and a gain of higher than 10 dB with an 11.7 dB peak. Over this range, a minimum NF of 3.4 dB and a relatively high IIP3 of greater than 10 dBm with a 15.7 dBm peak are achieved. The results indicate the proposed technique effectively improves the linearity of the cascode LNA in a wide frequency range with the NF and gain performance being simultaneously improved.
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